

Matt Wilson


UKRI – STFC – Rutherford Appleton Laboratory
On behalf of the Detectors & Electronics Division

Data Acquisition Systems for High Bandwidth Detectors and Real Time Processing



Content


- Motivation and Challenge
- Standardising Data Outputs
- Getting data to disk with `odin_data_dpdk`
- Processing data in firmware in HEXITEC MHz
- Enabling in-line AI inferencing with the AIXI Camera system




Motivation




Materials - CMOS – Readout – Firmware – Software – Interconnect



Motivation



CMOS Sensors for Cryo-EM




0.8Gbps out on ethernet





HEXITEC Spectroscopic X-ray Imaging

10kHz

20*4.1Gbps serialisers = 80Gbps




1MHz




XIDyn
4th Generation Synchrotrons
6*14.1Gbps


DRD
Next-gen particle physics
25Gbps




Content

- Motivation and Challenge
- **Standardising Data Outputs**
- Getting data to disk with `odin_data_dpdk`
- Processing data in firmware in HEXITEC MHz
- Enabling in-line AI inferencing with the AIXI Camera system







Column block ADCs on edge of ASIC with serialised data off chip




Shared digitiser in pixel groups




Direct to digital in pixel and high speed serialisers on chip edge




CML Gbps Serialisers



**Aurora 64B/66B
Protocol Specification**




Convert to Optical ASAP





Off the shelf (or custom if needed) FPGA board to aggregate data, convert to UDP, process and store

Content

- Motivation and Challenge
- Standardising Data Outputs
- Getting data to disk with `odin_data_dpdk`
- Processing data in firmware in HEXITEC MHz
- Enabling in-line AI inferencing with the AIXI Camera system







doi:10.18429/JACoW-ICALEPCS2017-TUPHA212




Data Plane Development Kit

- Takes control of the Network Interface Card
 - No Linux Kernel – faster throughput
- Capture 100Gbps on a single network line
 - Stream into RAM
 - Output to .h5 files or S3 filestore










6*14.1Gbps Aurora 64b66b Outputs per ASIC → into Samtec Firefly transceivers




Proven with a test on the bench with FPGA emulating ASIC outputs at full speed



Content


- Motivation and Challenge
- Standardising Data Outputs
- Getting data to disk with `odin_data_dpdk`
- Processing data in firmware in **HEXITEC MHz**
- Enabling in-line AI inferencing with the AIXI Camera system




HEXITEC MHz

Parameter	Value
Pixel Pitch (mm)	250
Array Size	80 × 80
Max Frame Rate (MHz)	1.0
High Gain (keV)	2 – 100
Medium Gain (keV)	2 – 200
Low Gain (keV)	2 – 300
FWHM _{@100keV} (keV)	~1
Detector Material	CdZnTe
Thickness (mm)	2

CDS integrate charge for 1μs





2x4 pixels share 12b TDC




80x4 pixels into 1 of 20 4.1Gbps serialisers

Raw Frames of Data





Every pixel has to be calibrated individually – linear calibration is sufficient




Charge Sharing for ~50% of events




Corrections, calibration and histogram on the fly to reduce data volume and provide tangible results

Raw data burst mode to verify and check the processing






Charge sharing correction and Spectrum per pixel in FPGA and output to disk (100G UDP)




Raw Data Frames Built and Output on 100G UDP

Dark correction and Calibration on the fly




Content




- Motivation and Challenge
- Standardising Data Outputs
- Getting data to disk with `odin_data_dpdk`
- Processing data in firmware in HEXITEC MHz
- Enabling in-line AI inferencing with the AIXI Camera system




95% of the energy of aluminium alloy production is used going from the ground to melt to solidified alloy






- Alloy performance dominated by the microstructure
- Difficult to recycle high performance alloys from recycled material and raw materials must be mined, processed and used
- Can we control the microstructure from the cooling rates, elemental composition, seed materials, tolerating impurities?...






- ✓ Synchrotron imaging of metal in a furnace
- ✗ Take TBs of data, analyse after the beamtime
- ✗ Limited FoV at the right magnification







Hamamatsu qCMOS





Al-Cu Alloy


- Melt phase and cooled down
- Temperature gradient to control growth upwards
- Top images are High Magnification
 - Slower frame rate as less light from optics
- Bottom images are Wide FoV to capture wider changes at the same time
- Inferencing identifying the alpha and then beta phases that form as a first example
- Measuring rates, dimensions, aspect ratios proven so far




Credit: Shun Yang & Enzo Liotti, Oxford.

Content


- Motivation and Challenge
- Standardising Data Outputs
- Getting data to disk with `odin_data_dpdk`
- Processing data in firmware in HEXITEC MHz
- Enabling in-line AI inferencing with the AIXI Camera system





DRD7.2b: System on Chip

- 28nm MPW device
- Could be on an ASIC edge or a sidecar
- Move from Aurora to Ethernet packets



Credit: Dionisio Doering and the team at SLAC – IFDEPS 2026


- STFC develop and collaborate on a range of sensors and detector systems for facilities, academic partners and industrial applications
- Consistent trend of fast rates + more pixels = data deluge
- Development of re-usable IP in microelectronic, hardware, firmware and software to deploy across projects
 - Very open to share with others and take on new technology
- Examples of where and how we are using it in our collaborations
 - Providing a platform for the scientists to use it and help them extract information from raw data

Acknowledgements

This presentation is based upon work from COST Action ENRICH - CA24131, supported by COST (European Cooperation in Science and Technology).

COST (European Cooperation in Science and Technology) is a funding agency for research and innovation networks. Our Actions help connect research initiatives across Europe and enable scientists to grow their ideas by sharing them with their peers. This boosts their research, career and innovation.

www.cost.eu



Addition funding was provided by the STFC Detector Hub and the ESPRC Live-X (EP/W024829/1) and AIXISuMM (EP/X03884X/1) Projects

- Transmission line theory (Telegrapher's equations)
 - The same basic physics for modern high-speed signal design

$$Z_0 = \sqrt{\frac{R_w + j\omega L_w}{G_w + j\omega C_w}}$$

